Tabula had an FPGA that could switch between configurations in a single cycle (it could be time-sliced among up to 8 configurations). Not sure if their actual product would have supported what you propose -- it was more a way of trading off design size against clock speed. A large design could use 8X the logic and run at 1/8th the clock speed of a small design.